All the latest quantum computer articles

See the latest stories on quantum computing from eeNews Europe

Friday, November 02, 2018

Top stories in October

By Nick Flaherty www.flaherty.co.uk

FreeRTOS takes the top spot in October, as Infineon sees it as a key way forward for microcontrollers in the Internet of Things, but the first commercial 5G call is also up there, along with antennas you can spray on anything.

We have yet to see how the changes to WiFi technology names will pan out, with a move to naming generations rather than standards, but all the signs are that the embedded designers are ignoring it and still using the relevant standards as the key designators, which is good news. 

EntryPageviews
200
186
175
167
162
140
121
118
11 Oct 2018
115
112

First Secure Cloud Controller Flash Memory for IoT Devices

By Nick Flaherty www.flaherty.co.uk

NanoLock Security and Winbond are set to launch the first system to securely protect and manage IoT devices from the device’s persistent memory all the way to the cloud.

“As IoT devices become more connected, the cyber threat to those devices also increases. The secure data storage is indispensable in protecting data integrity and confidentiality to prevent cyber threats,” said Hung-Wei Chen, Marketing Director, Winbond. “With nearly zero impact on our bill of materials, adding NanoLock’s IoT security solution and management platform to our secure flash memory chips allows us to provide the essential level of protection for our customers implementing these complex and secure IoT devices.”

The NanoLock and Winbond end-to-end solution ensures IoT devices, such as automotive ECUs/MCUs, cameras, ICS solutions and routers, are protected as well as managed from the cloud. The OS/CPU agnostic solution guarantees flash-to-cloud integrity and mutual protection during regular operations and firmware-over-the-air (FOTA) updates, from the production line and through and after the device’s end of life, all regardless of available processor power, energy consumption and even if the end device is inevitably hacked.

“Securing the flash memory is the most fundamental aspect of device-to-cloud protection. Our collaboration with Winbond signifies the seriousness of the IoT industry’s intent to tackle life-critical vulnerabilities stemming from unprotected IoT systems,” said Eran Fine, CEO, NanoLock. “Our joint solution ensures the network of IoT devices are fully protected and managed during operation and during the update process from the embedded layer to the cloud controlling these devices.”

The NanoLock and Winbond solution is already being tested with multiple joint customers piloting the IoT security and management platform

Monday, October 29, 2018

Cypress integrates Pelion IoT platform into PSoC6

By Nick Flaherty www.flaherty.co.uk

Cypress Semiconductor has expanded its collaboration with Arm to integrates the Arm Pelion IoT Platform with Cypress’ ultra-low power, dual-core PSoC 6 microcontrollers (MCUs) and CYW4343W Wi-Fi and Bluetooth combo radios for robust wireless connectivity. PSoC 6 provides Arm v7-M hardware-based security that adheres to the highest level of device protection defined by the Arm Platform Security Architecture (PSA).

Cypress and Arm are demonstrating hardware-secured onboarding and communication through the integration of the dual-core PSoC 6 MCU and Pelion IoT Platform. The PSoC 6 MCU is running Arm’s PSA-defined Secure Partition Manager to be supported in Arm Mbed OS version 5.11 open-source embedded operating system, which will be available this December. Developers can leverage the private key storage and hardware-accelerated cryptography in the PSoC 6 MCU for cryptographically-secured lifecycle management functions, such as over-the-air firmware updates, mutual authentication, and device attestation and revocation.

“Secure device management is critical for the IoT to scale, and OEMs require solutions that help them to easily manage devices throughout their lifecycles,” said Hima Mukkamala, senior vice president and general manager, IoT Cloud Services at Arm. “By partnering with companies such as Cypress, we are enabling a more secure environment from device-to-data.”

“Cypress is making a strategic push to integrate security into our compute, connect and store portfolio for the IoT,” said Sudhir Gopalswamy, Executive Vice President of Cypress’ Microcontrollers and Connectivity Division. “Our continued collaboration with Arm is focused on delivering secure, easy-to-use solutions and is an important part of our strategy to enable IoT designers to quickly develop, deploy and manage secure IoT edge nodes.”

The PSoC 6 architecture is built on ultra-low-power 40nm process technology, and the MCUs feature low-power design techniques to extend battery life up to a full week for wearables. The dual-core Arm Cortex-M4 and Cortex-M0+ architecture lets designers optimise for power and performance simultaneously. Using its dual cores combined with configurable memory and peripheral protection units, the PSoC 6 MCU delivers the highest level of protection defined by the Platform Security Architecture (PSA) from Arm. 

Designers can use the MCU’s software-defined peripherals to create custom analogue front-ends (AFEs) or digital interfaces for system components such as electronic-ink displays. The PSoC 6 links to the CapSense capacitive-sensing technology, enabling modern touch and gesture-based interfaces that are robust and reliable. 


Saturday, October 27, 2018

Embedded Studio 4.10 for ARM reduces binary size

By Nick Flaherty www.flaherty.co.uk

SEGGER has added a new Linker and Link-Time Optimization (LTO) to the latest release build of their its cross-platform integrated development environments, Embedded Studio for ARM and Embedded Studio for Cortex-M.

The new product version provides a significant 5-12% reduction over the previous version on typical applications, and even higher gains compared to conventional GCC tool chains. These savings are the result of the new LTO, combined with SEGGER’s Linker and Run-time library emLib-C. Through LTO, it is possible to optimise the entire application, opening the door for optimisation opportunities that are simply not available to the compiler.

A smaller executable can get the same thing done with less program memory (Flash), resulting in the ability to use smaller microcontrollers and potential cost savings.

The Linker adds features such as compression of initialised data and deduplication, as well as the flexibility of dealing with fragmented memory maps that embedded developers have to cope with. Like all SEGGER software, it is written from scratch for use in deeply embedded computing systems. Additionally, the size required by the included runtime library is significantly lower than that of runtime libraries used by most GCC tool chains.

“Our engineers have done an outstanding job! This new release of Embedded Studio for ARM and Cortex-M devices allows flash size savings on a scale I never thought possible," says Dirk Akemann, Marketing Manager at SEGGER Microcontroller. "Embedded Studio is becoming more and more popular, and we are proud to support the educational community by having Embedded Studio available free of charge for non-commercial use.”

Get more information on the new SEGGER Embedded Studio at: http://www.segger.com/embedded-studio.html

Related stories:

Thursday, October 25, 2018

Researchers identify 57 categories of cyber attack

By Nick Flaherty www.flaherty.co.uk

Researchers at the University of Kent's School of Computing and the Department of Computer Science at the University of Oxford, set out to define and codify the different ways in which the various cyber-attacks can occur, and came up with 57 different types in five key themes (shown below).

"It's been well understood that cyber-attacks can have numerous negative impacts. However, this is the first time there has been a detailed investigation into what these impacts are, how varied they can be, and how they can propagate over time," said Dr Jason R.C. Nurse from the Kent School of Computing. "This base figure of 57 underlines how damaging cyber-incidents can be and we hope it can help to better understand how a business, individual or even nation is affected by a cyber-attack. This is going to be even more relevant as everything and everyone becomes connected and the Internet of Things is fully realised."

The five themes are:
  • Physical/Digital
  • Economic
  • Psychological
  • Reputational
  • Social/societal
For embedded designers, the physical and digital attacks are of course key, but these may also have economic impacts and may come as a result of psychological or social attacks.



Each category contains specific outcomes that underline the serious impact cyber-attacks can have. For example, under the Physical/Digital category there is the loss of life or damage to infrastructure, while the Economic category lists impacts such as a fall in stock price, regulatory fines or reduced profits as a possibility.

By providing a detailed breakdown of the many different ways a cyber-attack can impact a business and third-parties, it gives engineers, board members and other senior staff a better understanding of both direct and indirect harms from cyber-attacks.

Related stories:

Renesas to launch third generation microcontrollers in RX600 and RX700

By Nick Flaherty www.flaherty.co.uk

Renesas Electronics has launched its third-generation 32bit RX CPU core, the RXv3. 
 
The five stage superscalar CISC core will be used in the RX600 and RX700 families (see below) that will begin rolling out at the end of 2018, aimed at the real-time performance and enhanced stability required by motor control and industrial applications in next-generation smart factory, smart home and smart infrastructure equipment.

The RX core consolidated features from the Hitachi SH, Mitsubishi M16C and previous Renesas devices, and the RXv3 core boosts the five stage superscalar core architecture with up to 5.8 CoreMark/MHz, up from a peak of 4.55 in RXv2. It also adds options for register bank save functions and an optional double precision floating point capability but will be binary compatible with the RXv2 and RXv1 CPU cores to preserve the code base. Using a CISC core tends to give better code density. 
“The cutting-edge RXv3 core technology targets a wide range of embedded applications in the industrial IoT era where ever increasing system complexity places higher demands on performance and power efficiency,” said Daryl Khoo, Vice President Product Marketing, IoT Platform Business Division at Renesas. 



The RXv3 core will enable the first RX600 MCUs to achieve 44.8 CoreMark/mA with an energy-saving cache design that reduces both access time and power consumption during on-chip flash memory reads, such as instruction fetch.
The RXv3 core achieves significantly faster interrupt response times with a new option for single-cycle register saves. Using dedicated instruction and a save register bank with up to 256 banks, designers can minimise the interrupt handling overhead required for embedded systems operating in real-time applications such as motor control. This means the RTOS context switch time is up to 20 percent faster.

Using model-based development (MBD) has enabled the DP-FPU to help reduce the effort of porting high precision control models to the MCU. Similar to the RXv2 core, the RXv3 core performs DSP/FPU operations and memory accesses simultaneously to substantially boost signal processing capabilities.


Related stories:

Wednesday, October 24, 2018

Intel sees edge challenges in daily petabytes of data

By Nick Flaherty www.flaherty.co.uk

In 2015, there were 15.41 billion connected Internet of Things (IoT) devices around the world. By 2020, just two years from now, that number will nearly double to 30.73 billion. Manufacturing, healthcare, and insurance are the top three industries that have the most to gain from IoT, generating a petabyte of data every single day.
Dealing with the data from these devices has become one of IT’s and IoT’s biggest challenges says Intel. In manufacturing, for example, by 2020, industrial IoT alone will generate a petabyte of data per day, including a new highly valuable data type—video.




Video - as in vision technology - is widely considered the eye of IoT. From transportation, public services, retail, industrial manufacturing, healthcare, and more, tens of millions of connected video devices across many sectors will generate massive amounts of data in both size and volume—a single raw 4k UHD frame is 8 MB. With so many cameras generating streams of 30 frames per second (fps) or more, it adds up quickly, even with today’s high-efficiency codecs. Cisco predicts that by 2021, video will be 82 percent of all IP traffic.

IoT applications and architectures are on the front lines to deal with the challenges from increasing data variety, volume, and velocity. The challenges include latency that impacts the availability of data, security of information, and cost to manage and move the data, and Intel is pushing its Xeon D processors for edge designs.

When data has to be analysed and responded to in real-time, any delay is a formula for failure. Even with data travelling on the fastest networks, massive amounts converging on a local network and then a backbone can still take many seconds to reach a data centre thousands of miles away, be analysed, and the response returned to the recipient. And, even with traffic prioritisation, volume and distance to destination can delay critical information. When the analytical response to that data involves human safety or precision machinery, a delay could be the difference between success and disaster, and so many architectures choose to keep the time-critical analytics close to the source.

Some industries have strict regulatory requirements and companies that generate highly sensitive Intellectual Property (IP) or operational data must secure and protect it. It creates a violation of personal information protection or an unacceptable business risk if the data is exposed or stolen. Cloud-based IoT solutions do not make sense for these companies; they need an in-house solution—with designed-in security and protection—where their business and operations execute, even while handling the massive amounts of data that might be generated locally.

5G mobile deployments will increase mobile network speeds, but, when every byte has a value tied to it, the cost of transporting large amounts of video across metered networks makes it prohibitive.

With issues like these, analysts predict that 45 percent of generated data will be processed, stored, and acted on at the edge by the end of next year.

The availability of advanced processing capabilities designed for the edge enables data to be handled locally instead of in the cloud, or before being sent to the cloud. These latest-generation technologies are provided for high-performance inferencing, analytics, general purpose compute, and Artificial Intelligence/Deep Learning (AI/DL) at the edge for the unique use cases presented to IoT solution and application architects.

Designing an edge compute solution for emerging applications is driven in large part by the type of data, the size of the data, the volume of data to be processed, and how fast it needs to be analysed. When it comes to combining inferencing, general compute, storing and securing of data, and analytics at the edge, Intel highlights its Xeon processors that offer two to twenty cores to match the performance needs of edge systems, with extensibility to eight processors on a platform.

These CPUs perform well for AI/DL applications and are optimised to handle new emerging use cases involving video analytics, pattern recognition, predicting outputs, and operational efficiencies. Built-in security technologies enable developers to easily design in security from the architectural stage down to implementation, using advanced encryption and compression acceleration, platform and boot integrity, and a host of other security capabilities built into the processor silicon.

It also points to the OpenVINO toolkit to fast-track the development of computer vision and deep learning inference into vision applications. Intel offers the broadest range of vision products and software tools to help OEMs, ODMs, ISV’s and system integrators scale vision technology across infrastructure, matching specific needs with the right performance, cost, and power efficiency at every point in an artificial intelligence (AI) architecture.

This supports from algorithm development to platform optimistion using industry standard APIs, frameworks, and libraries. OpenVINO allows developers to take networks created in common frameworks, like Caffe, Tensorflow, and MXNet, and optimise those on heterogeneous hardware engines.

Related stories:

Tuesday, October 23, 2018

Flash Translation Layer allows NAND memory to be used for deterministic operation in embedded designs

By Nick Flaherty www.flaherty.co.uk

HCC Embedded in Budapest has extended its existing flash translation layer (FTL) solution for NAND with the addition of deterministic execution control. 

Engineers integrating NAND flash into safety-based systems in automotive, aerospace, and industrial applications can use HCC’s SafeFTL to ensure stable and predictable operation of the NAND flash. The deterministic SafeFTL has been fully verified both in simulated environments and on real NAND flash arrays.

Traditionally, NOR flash has been the dominant memory in highly reliable systems, but more recently engineers are integrating NAND flash into safety systems where information must be predictably available. An FTL manages an array of NAND flash to create a logical interface that software can use. This includes wear leveling, bad block handling, and the many other subtleties of managing NAND flash. However, existing FTLs all stall at some point for a variable period of time, particularly when placed under heavy load.

Safety-critical systems demand a different approach that ensures stability and predictability above all else. For these systems, where accurate time division is critical to the delivery of safety, engineers can use HCC’s deterministic SafeFTL to integrate arrays of NAND flash without disturbing the predictability of the system. 

The deterministic FTL builds on HCC’s SafeFTL by enabling the host or safety system to know how long operations will take and respond by either scheduling tasks appropriately or executing them in multiple steps. The host system gets the length of time a flash operation will take from the FTL and can schedule an appropriate time slot, or can spread complex operations over multiple time slots, while leaving the NAND flash accessible to other tasks.

“HCC has spent much of its history developing a deep understanding of flash storage technology,” said HCC Embedded CEO Dave Hughes. “Our SafeFTL has provided fail-safety and reliability to embedded systems for the last 15 years. We do this by taking a system-level approach that ensures each layer in the system has correctly defined the behaviour it requires from adjacent layers. The addition of deterministic execution control to our SafeFTL product goes a step beyond to ensure the utmost reliability and predictability in safety-critical systems.”

Monday, October 22, 2018

Silicon Labs teams with Digi for LTE-M IoT module

By Nick Flaherty www.flaherty.co.uk

Silicon Labs has teamed up with Digi for an LTE-M expansion kit around the XBee3 pre-certified cellular modem.
 
The LTE-M expansion kit works with Silicon Labs’ EFM32 Giant Gecko 11 starter kit to simplify the development of gateways and end devices that operate in deep-sleep mode and require extended battery life. The kit is aimed at agricultural, asset tracking, smart energy and smart city IoT applications.

“Together, Silicon Labs and Digi International are dedicated to connecting people, networks and ‘things’ with best-in-class IoT and M2M technologies,” said Matt Johnson, Senior Vice President and General Manager of IoT products at Silicon Labs. “We’ve collaborated with Digi to deliver flexible LTE-M cellular connectivity capabilities, enabling cloud-connected applications that are remote, on the go and ready to deploy.”

“The jointly developed LTE-M expansion kit works with Silicon Labs’ starter kits to accelerate development by quickly enabling cellular IoT connectivity and avoiding costly cellular device certifications,” said Mark Tekippe, Director of Product Management, Digi International. “Digi XBee3 cellular modems and Silicon Labs Gecko MCUs are an ideal pairing to deliver seamless cloud connectivity with ultra-low power capabilities. The pre-certified Digi XBee3 cellular modem is easy to configure and provides secure, flexible out-of-box connectivity over LTE-M and NB-IoT networks.”

“LTE-M is a great option for LPWAN applications that require a combination of long battery life, LTE reliability and low latency. LTE-M is compatible with existing LTE networks and in the future will coexist with 5G technologies,” added Mike Krell, Head of IoT Strategy, J. Brehm & Associates. “Vendors offering easy-to-use development tools to accelerate LTE-M solutions will be well-positioned for growth in the cellular IoT market.”

Developers can take advantage of the development tools including the Digi Remote Manager, Silicon Labs’ Energy Profiler and pre-programmed demos. The XBee3 is certified on AT&T and Verizon cellular networks. Using the XBee allows for easy migration to NB-IoT as well as the XBee API frames, MicroPython and XCTU software tools to simplify development and Digi TrustFence for integrated device security, identity and data privacy.

The LTE-M expansion kit and EFM32 Giant Gecko 11 starter kit (SLSTK3701A) are available now, and both are priced at $99. 


Related stories:

Power news this week


By Nick Flaherty www.flaherty.co.uk

. Electric pickup charges battery in 13 minutes

. World’s largest organic solar cell film installation in Germany

. Meyer Burger cuts 100 more jobs in China focus

POWER TECHNOLOGIES TO WATCH
. 3D printing a lithium ion battery for wearables


. Work starts on hemp for supercapacitor


. Smartwatch uses photodiodes for both energy harvesting and gesture recognition

NEW POWER PRODUCTS
. Third generation SiC JFET adds 1200 V and 650 V options


. 11kW bi-directional SiC DC-DC converter targets energy storage systems


. Integrated magnetics cut power converter size in half


TECHNICAL PAPERS
. Choosing blocking capacitors – it’s more than just values


. Mentor: Concepts of power integrity: Taking the noise out of via-to-via coupling


. Coilcraft: An introduction to inductor specifications

Qualcomm launches 60GHz 802.11ay chipset

By Nick Flaherty www.flaherty.co.uk

Qualcomm Technologies has launched a family of 60GHz Wi-Fi chipsets, the QCA64x8 and QCA64x1, providing 10+ gigabit-per-second (Gbps) network speeds and wire-equivalent latency as well as sensing applications like proximity and presence detection, gesture recognition, room mapping with precise location and improved facial feature detection. 
Qualcomm Technologies is the first-to-market with a 60GHz Wi-Fi solution with optimizations based on the 802.11ay specification. Although the 60GHz has a limited range, the chips include always-on ambient Wi-Fi sensing capabilities, enabling devices to identify people, objects, movements and precise location without being affected by light conditions. Networking and mobile devices alike can take advantage of these new Wi-Fi sensing features to provide new and differentiated experiences to end users. 

“mmWave holds enormous potential to support a new class of user experiences, and Qualcomm Technologies is leading the charge with both its Qualcomm Snapdragon X50 5G NR modem family and unlicensed 60GHz Wi-Fi mmWave solution,” said Rahul Patel, senior vice president and general manager, connectivity and networking at Qualcomm Technologies. “Our 11ay solutions were developed with the flexibility to support a broad ecosystem of smartphone, router or fixed wireless access platforms and provides the industry with the critical building blocks needed to take connectivity performance to the next level.”

The QCA6438 and QCA6428 are aimed at infrastructure and fixed wireless access, and the QCA6421 and QCA6431 at mobile applications. Facebook’s Terragraph technology is using the QCA6438 and QCA6428 chipsets for a multimode wireless access point. 

“We are excited to work with Qualcomm Technologies to develop 60 GHz solutions based on Facebook’s Terragraph technology and Qualcomm Technologies’ chipsets,” said Anuj Madan, Product Manager at Facebook. “By enabling service providers to offer high-quality internet connectivity in dense urban and suburban areas, this collaboration supports our work to bring more people online to a faster internet.”
“As consumers all around the world are increasingly relying on mobile devices to power their gaming and entertainment activities, they expect seamless experiences powered by unrivalled speed and ultra-low-latency,” said Bryan Chang, General Manager of ASUS Mobile Business Unit. “Our latest line of Republic of Gamers (ROG) mobile devices are designed specifically to meet these high-performance mobile gaming needs while leveraging Qualcomm Technologies’ existing 60GHz Wi-Fi solutions. We are happy to see Qualcomm Technologies continue their innovation on 60GHz Wi-Fi technology.”

The QCA64x8 and QCA64x1 are available today and we will bring you details of the mobile chips when we have them.
 

Friday, October 19, 2018

Infineon backs FreeRTOS for IoT edge computing

By Nick Flaherty www.flaherty.co.uk

We've highlighted the importance of FreeRTOS (now Amazon FreeRTOS) for real time processing and connecting devices in the Internet of Things to the cloud.

Infineon Technologies has combined its microcontroller and security tech for easy and secure use of new generation sensors featuring new AI functionalities running on Amazon Web Services (AWS).
“Infineon supports the development of secured cloud connection-enabled applications,” said Sandro Cerato, Chief Technology Officer of the Power Management & Multimarket Division at Infineon. “These can range from mere motion detection up to situational awareness, by leveraging AI and machine learning algorithms. We are combining leading-edge sensors, hardware-based security and Infineon microcontrollers, with the technology and services provided by AWS to support customers with the next level of smartness.”

To do this, Infineon’s XMC4000 family of 32-bit-microcontrollers now supports Amazon FreeRTOS, a microcontroller operating system that makes small, low-power edge devices easy to program, deploy, secure, connect, and manage. This will create multiple new options of edge-computing based applications for consumer and industrial markets are enabled.

Securely connecting manufacturers’ devices both locally and to the cloud is paramount for customers to take up the connected service offering. People living in smart homes and working in smart buildings can benefit from the seamless interaction of the new generation XENSIV sensors. Radar, pressure sensors and MEMS microphones are accompanied by OPTIGA hardware security solutions, allowing energy, light management, health care and building operation running on AWS to improve the quality of life and deliver substantial cost savings.

For example, Infineon’s XMC4800 family Connectivity kit WiFi runs on AWS. This development platform brings edge-computing services to the next level of interaction in customers’ applications, including WiFi connectivity and ETHERCAT. “Using the XMC4800 series, Infineon has the opportunity to be one of the first movers in the market offering AWS FreeRTOS combined with ETHERCAT functionality,” said Ralf Koedel, Director Product Marketing for Automotive & Industrial Microcontroller at Infineon.

XMC4800 devices are powered by Cortex ARM M4F microcontrollers. They also offer up to six standard CAN and ETHERCAT connectivity, for IoT gateway applications, plus many other peripherals with the benefit of the Arduino and Click Board compatible form factor. The combination with AWS Greengrass software allows developers to easily develop and take advantage of the cloud capability provided by AWS.

The Evaluation Board XMC4800 IoT Amazon FreeRTOS Connectivity kit WiFi is available.

Related stories:
  • Amazon and ST launch IoT Node-to-Cloud implementation for FreeRTOS

Thursday, October 18, 2018

LoRa gateway module boosts deployment

By Nick Flaherty www.flaherty.co.uk

Murata has launched two highly integrated 14pin LoRa Pico Gateway metal-shielded modules to accelerate the deployment of long range IoT networks.
 
The LBAA0ZZ1QM (for the US) and LBAA0ZZ1TY (for the EU) support eight channels and are available for EU or US ISM bands. The module measures just 55.0 mm x 21.0 mm x 3.4 mm and Murata believes them to be the world’s smallest LoRaWAN gateway modules. 

The single substrate module uses a Semtech SX1308 transceiver concentrator capable of managing packets from many remotely dispersed end-points, two Semtech SX1257 highly integrated RF front end I/Q transceivers and an STMicroelectronics STM32F401 Arm Cortex M4 microcontroller. A Skyworks RF front-end multi-chip module provides antenna matching, receiver pre-amplifier and transmitter final stage function.

The microcontroller hosts packet forwarding, communication with the application host controller and the module’s power management functions. The packet forwarder handles the two-way communication of packets between an end-point and the network server while the host driver provisions a USB CDC virtual port to communication with the host gateway application processor. Alternatively, if desired, the module’s UART port can be used for communication with the gateway’s host. The microcontroller firmware also takes care of the power management, in particular when using a USB port, by limiting downlink power consumption to within the 500 mA maximum power budget.

The LoRa network provides a low cost long-range communication infrastructure to communication with thousands of end-points. Example deployments include utility meter reading, smart agriculture and industrial IoT applications. Ensuring reliable communication across metropolitan or rural areas is essential and gateways such as the Murata LBAA0ZZ1 play an essential part in maintaining network links.

The module has support from network operators such as Actility and the Things Network to speed up rollouts. 

“This module is a significant step, ready to accelerate the growth of LoRaWAN use cases requiring widespread deployment of picocells, such as smart building applications,” said Actility CEO Oliver Hersent. “We are working with Murata to ensure out of the box compatibility with our market-leading ThingPark IoT network management platform, so our customers can benefit from the most cost-effective picocell gateways. This will be particularly valuable for integrators of ThingPark Enterprise targetting in-building and in-factory solutions.”

Wienke Giezeman, founder and CEO of The Things Network, added "Murata understands the future of LoRaWAN very well by providing an easy way for any router, set top box and base station makers to offer LoRaWAN in their products in a very easy way. We are very happy to partner with them to bring the complete solution to the market."

“With its new LBAA0ZZ1 series LoRa Pico Gateway module, Murata is greatly simplifying the development of new LoRaWAN gateways, which is a crucial contribution to our ecosystem as LoRaWAN becomes widespread in the most diverse applications,” said Domenico Arpaia, CEO of OrbiWise. “We have long cooperated with the Murata Team: OrbiWAN, our Carrier-grade LoraWAN Network Server, which already supports all commercial LoRaWAN gateways, now also supports natively Murata’s new gateway module. We are confident that, with Murata’s competence and resources and our own help, their new gateway module will quickly become the solution of choice for many new gateways in the rapidly growing LoRa market.”

www.murata.com


Wednesday, October 17, 2018

NXP launches machine learning tools for IoT edge processing

By Nick Flaherty www.flaherty.co.uk

NXP has launched an edge intelligence environment called eIQ that provides a comprehensive machine learning (ML) toolkit with support for TensorFlow Lite, Caffe2, and other neural network frameworks, as well as non-neural ML algorithms.

This will enable turnkey integrated ML solutions for voice, vision and anomaly detection applications, including data acquisition, trained models, with user feature customisation to use with NXP's EdgeScale software that provides secure device on-boarding, provisioning, and container management of ML applications targeting i.MX and Layerscape applications processors.
The eIQ software environment includes the tools necessary to structure and optimise cloud-trained ML models to efficiently run in resource-constrained edge devices for a broad range of industrial, Internet-of-Things (IoT), and automotive applications. The turnkey, production-ready solutions are specifically targeted for voice, vision, and anomaly detection applications. By removing the heavy investment necessary to become ML experts, NXP enables tens of thousands of customers whose products need machine learning capability.

"Having long recognised that processing at the edge node is really the driver for customer adoption of machine learning, we created scalable ML solutions and eIQ tools, to make transferring artificial intelligence capabilities from the cloud-to-the-edge even more accessible and easy to use," said Geoff Lees, senior vice president and general manager of microcontrollers.

With support for NXP's full microcontroller (MCU) and applications processor product line, eIQ provides the building blocks that developers need to implement ML in edge devices. Keeping pace with ML's changing landscape, NXP eIQ is continuously expanding to include: data acquisition and curation tools; model conversion for a wide range of neural net (NN) frameworks and inference engines, such as, TensorFlow Lite, Caffe2, CNTK, and Arm® NN; support for emerging NN compilers like GLOW and XLA; classical ML algorithms (e.g. support vector machine and random forest); and tools to deploy the models for heterogeneous processing on NXP embedded processors.

NXP also recently introduced a software infrastructure called EdgeScale to unify how data is collected, curated, and processed at the edge, with focus on enabling ML applications. EdgeScale enables seamless integration to cloud-based artificial intelligence (AI) / ML services and deployment of cloud-trained models and inferencing engines on all NXP devices, from low-cost MCUs to high-performance i.MX and Layerscape applications processors.

Building on the eIQ environment, the company introduced turnkey solutions for edge-based learning and local execution of vision, voice, and anomaly detection models. These system-level solutions provide the hardware and software necessary for building fully functional applications, while allowing customers to add their own differentiation. The solutions are modular, making it easy for customers to expand functionality of their products with a simple plug-in. For example, a voice recognition module can be easily added to a product that has NXP's vision recognition solution. 

Demonstrations include facial recognition training on high-performance i.MX 8QM and deployment of extracted inference engines on mid-range i.MX 8QXP and i.MX 8M applications processors using secure docker containers, as well as CMSIS-NN performance benchmarking using CIFAR-10 on just-announced LPC5500 MCUs and anomaly detection with classical machine learning techniques using Cortex-M4F based Kinetis MCUs.
Localized voice and vision ML applications include voice-enabled solution for localised wake word and end-user programmable voice control experience also using i.MX RT1050 crossover processor and vision systems with theAu-Zone DeepView ML Kit using i.MX 8QM implemented in a microwave oven and traffic sign recognition using low-cost i.MX RT 1050 crossover processor.


Related stories:

Tuesday, October 16, 2018

SiFlower uses CEVA 802.11ac in Chinese Smart Home Access Point chip

By Nick Flaherty www.flaherty.co.uk

Despite the move to rebranding WiFi generations, Chinese chip maker SiFlower Communication Technology is using the RivieraWaves RW-11AC Wi-Fi IP cost-effective access point system on chip (SoC).
SiFlower’s SF16A18 is a highly integrated single chip that combines the RW-11AC IP with a dual-core CPU and rich suite of interfaces (Ethernet, GMAC, USB, SD, IIS), creating an optimal platform for intelligent routers / access points, smart home gateways and smart speakers.





“Highly integrated and optimized Wi-Fi solutions are the key to opening the mass Smart Home market,” said Albert Lee, CEO of SiFlower. “We are proud of the solution we have created in the SF16A18, and CEVA’s RW-11AC Wi-Fi IP along with their engineering excellence and technical support have been instrumental in our success.”

“We are delighted to announce SiFlower as a licensee for our Wi-Fi IP,” said Aviv Malinovitch, vice president and general manager of the Connectivity Business Unit at CEVA. “The SF16A18 is a leading example of the next-generation of fully-integrated and differentiated Wi-Fi enabled SoCs that are available at a very cost-effective price point.”

CEVA’s RivieraWaves Wi-Fi IP family offers a comprehensive suite of platforms for embedding Wi-Fi 802.11a/b/g/n/ac/ax into SoCs/ASSPs. Optimized implementations are available targeting a broad range of connected devices, including smartphones, wearables, consumer electronics, smart home, industrial and automotive applications. CEVA also offers RISC-V based fully integrated platforms. 

Shanghai SiFlower Communication Technology was formally incorporated in 2014 and is headquartered in Zhangjiang Hi-Tech Park, Pudong, Shanghai, developing deciecs for the Internet of Things (IoT). 

Monday, October 15, 2018

Power news this week


From eeNews Europe by Nick Flaherty www.flaherty.co.uk


. Dialog cashes in on Apple relationship


. CellCube spins out its vanadium mines


. Ceres to build £7m solid oxide fuel cell plant

POWER TECHNOLOGIES TO WATCH

. Printable thermoelectric energy capture for IoT systems


. Stability boost for high efficiency perovskite solar cells


. Silicon solar cell breakthrough tops efficiency limit


. Cabot teams with SAFT on low-cobalt cathodes for lithium-ion batteries


NEW POWER PRODUCTS

. Battery management system supports ASIL-C safety spec


. GaN thin film transistors for flexible substrates

TECHNICAL PAPERS
. National Instruments: Key considerations for powertrain HIL test


. UnitedSiC: Practical considerations when comparing SiC and GaN in power applications

Samsung first to 5G commercial call

By Nick Flaherty www.flaherty.co.uk

SK Telecom has this week made the first commercial 5G call, a key milestone for the industry, using equipment from Samsung Electronics.

The jointly-developed 3GPP 5G Non-standalone (NSA) new radio (NR) standard and commercial 5G NR equipment was part of the SKT's 5G testbed located in its Bundang office building.

The first 5G NSA-NR calls used a 100MHz bandwidth in the 3.5GHz band on the 5G NR radio, along with 4G LTE radio and NSA core.

In NSA-NR architecture, 5G is supported by the infrastructure of legacy 4G LTE where mobile devices are connected to both 4G and 5G for data traffic, while using the 4G network for non-data traffic such as exchanging signals for mobility controls. This approach has been considered as one of the promising 5G architectures for the initial 5G deployments

www.globalskt.com

Saturday, October 13, 2018

NXP pushes security in move from M3 to M33 microcontroller cores

By Nick Flaherty www.flaherty.co.uk

NXP Semiconductors is pushing the embedded security requirements of IoT edge devices and cloud to edge connections with two new multi-core microcontrollers based around the Arm Cortex M33 core.

NXP is emphasising its multi-layered, hardware-enabled protection scheme that protects embedded systems with secure boot for hardware-based immutable root-of-trust, certificate-based secure debug authentication and encrypted on-chip firmware storage with real-time, latency-free decryption.

These are used alongside Arm TrustZone for Armv8-M and Memory Protection Unit (MPU) to ensure physical and runtime protection with hardware-based, memory mapped isolation for privilege-based access to resources and data. 
“The promise of the connected world through the Internet-of-Things is extraordinary,” said Geoff Lees, senior vice president and general manager of microcontrollers at NXP. “Through NXP’s in-depth security and processing expertise, software ecosystem and breadth of portfolio, we are uniquely positioned to bring innovative and accessible advancements in IoT security to all developers.”

The key to this is a ROM-based secure boot process that uses device-unique keys to create an immutable hardware ‘root-of-trust’. The keys can now be locally generated on-demand by an SRAM-based Physically Unclonable Function (PUF) that uses natural variations intrinsic to the SRAM bitcells. This permits closed loop transactions between the end-user and the original equipment manufacturer (OEM), thus allowing the elimination of third-party key handling in potentially insecure environments. Optionally, keys can be injected through a traditional fuse-based methodology.

NXP is also working with Dover Microsystems to introduce Dover’s CoreGuard technology in future platforms. This is a hardware-based active defense security IP that instantly blocks instructions that violate pre-established security rules, enabling embedded processors to defend themselves against software vulnerabilities and network-based attacks.

The security environment improves the symmetric and asymmetric cryptography for edge-to-edge, and cloud-to-edge communication by generating device-unique secret keys through innovative usage of the SRAM PUF. The security for public key infrastructure (PKI) or asymmetric encryption is enhanced through the Device Identity Composition Engine (DICE) security standard as defined by the Trusted Computing Group (TCG). SRAM PUF ensures confidentiality of the Unique Device Secret (UDS) as required by DICE. The newly announced solutions support acceleration for asymmetric cryptography (RSA 1024 to 4096-bit lengths, ECC), plus up to 256-bit symmetric encryption and hashing (AES-256 and SHA2-256) with mbedTLS optimized library.

“Maintaining the explosive growth of connected devices requires increased user trust in those devices,” said John Ronco, vice president and general manager, Embedded & Automotive Line of Business, Arm. “NXP’s commitment to securing connected devices is evident in its new Cortex-M33 based products built on the proven secure foundation of TrustZone technology, while incorporating design principles from Arm’s Platform Security Architecture (PSA) and pushing the boundaries of Cortex-M performance efficiency.”

NXP strategically chose the Cortex-M33 core for its first full-feature implementation of the Armv8-M architecture to provide security platform benefits and substantial performance improvements compared to existing Cortex-M3/M0 MCUs (over 15 to 65 percent improvement, respectively). One of the key features of the Cortex-M33 is the dedicated co-processor interface that extends the processing capability of the CPU by allowing efficient integration of tightly-coupled co-processors while maintaining full ecosystem and toolchain compatibility. 

NXP has used this capability to implement a co-processor for accelerating key ML and DSP functions, such as, convolution, correlation, matrix operations, transfer functions, and filtering; enhancing performance by as much as 10x compared to executing on Cortex-M33. The co-processor further leverages the popular CMSIS-DSP library calls (API) to simplify customer code portability.

The LPC5500 devices provide single and dual core Cortex-M33 in a 40nm process with integrated DC-DC that delivers industry-leading performance at a fraction of power budget, up to 90 CoreMarks/mA. The high density of on-chip memory, up to 640KB flash and 320KB SRAM, enables efficient execution of complex edge applications. Further, NXP’s autonomous, programmable logic unit for offloading and execution of user-defined tasks delivers enhanced real-time parallelism. 

The i.MX RT600 crossover Platform is aimed at real time machine learning and artificial intelligence by adding a 600MHz Cadence Tensilica HiFi 4 DSP and shared on-chip SRAM of up to 4.5MB to a 300MHz M33 with a wide operating voltage. The ML performance is further enhanced in the DSP with 4x 32-bit MACs, vector FPU, 256-bit wide access bus, and DSP extensions for special Activation Functions (e.g., Sigmoid transfer function). 


Related stories:

Thursday, October 11, 2018

5G Toolbox for MATLAB

By Nick Flaherty www.flaherty.co.uk

MathWorks has launched a toolbox for its Matlab tool that standards compliant waveforms and reference examples for modeling, simulation, and verification of the physical layer of 3GPP 5G New Radio (NR) communications systems. 

This will allow engineers using 5G Toolbox can quickly design critical algorithms and predict end-to-end link performance of systems that conform to the 5G Release 15 standard specification, starting the move to commercial system rollout in 2019. They can now use the toolbox for link-level simulation, golden reference verification, conformance testing, and test waveform generation – without starting from scratch.

The 5G Toolbox joins other toolboxes for LTE and WLAN standards, simulation of massive MIMO antenna arrays and RF front end technologies, over-the-air testing, and rapid prototyping of radio hardware.

“When adopting 5G, wireless engineers need to verify that their product designs can conform or co-exist with a new, complex standard that will continue to evolve. Very few companies have adequate resources or in-house expertise to understand and implement a 5G-compliant design,” said Ken Karnofsky, senior strategist for signal processing applications, MathWorks. “Having seen how LTE Toolbox has helped teams quickly deploy pre-5G designs in radio test beds, we anticipate 5G Toolbox will have a similar impact for the mainstream wireless market.”

5G Toolbox is the foundation of a design workflow that helps wireless teams rapidly develop, prototype, and test designs. Companies with siloed tools for RF, antenna, and baseband design; limited experience with MIMO technologies; or that lack automation from simulation to prototyping can now rely on MATLAB as a common environment for simulation, over-the-air-testing, and rapid prototyping.

MATLAB has also been used for 5G standards development by serving as a common research & development environment for multiple companies involved in the 3GPP working groups.

There's also a Q&A with Convida Wireless, a joint venture between Sony Corporation of America and InterDigital that focuses on research into the future of wireless connectivity technology at mathworks.com/content/dam/mathworks/white-paper/convida-interdigital-qa.pdf

mathworks.com/products/5g.html
Related stories: