Bristol startup Silicon Basis is developing a test chip for its innovative FPGA architecture that has potential to reduce the size, cost and power of a reconfigurable array to a quarter of today's devices.
The Soft Gate Array (SGA) uses a time factor to reuse each look up table in the array and the interconnect up to eight times a cycle, dramatically reducing the size of the array and so reducing the cost to well under 25% of current FPGAs.
Silicon Basis heads for FPGA test chip (UK Technology Startups)
![Reblog this post [with Zemanta]](http://img.zemanta.com/reblog_e.png?x-id=91a82f87-e16f-4ae1-b8c5-0f24f05e670b)
No comments:
Post a Comment